Uncertainty Rocks Chip Market
The semiconductor industry is undergoing sweeping changes in every direction, making it far more difficult to figure out which path to take next, when to take it, and how to get there. The next few...
View ArticleClik here to view.
Securing Chips During Manufacturing
David Lam, chairman of Multibeam, sat down with Semiconductor Engineering to talk about how next-gen lithography tools can be used to prevent cyber attacks and counterfeiting of hardware. SE: How did...
View ArticleThe Future Of Memory
Semiconductor Engineering sat down to discuss future memory with Frank Ferro, senior director of product management for memory and interface IP at Rambus; Marc Greenberg, director of product marketing...
View ArticleClik here to view.
Building Faster Chips
By Ed Sperling and Jeff Dorsch An explosion in IoT sensor data, the onset of deep learning and AI, and the commercial rollout of augmented and virtual reality are driving a renewed interest in...
View ArticleClik here to view.
To 7nm And Beyond
Gary Patton, chief technology officer at GlobalFoundries, and Thomas Caulfield, senior vice president and general manager of Fab 8, sat down with Semiconductor Engineering to discuss future directions...
View ArticleClik here to view.
200mm Equipment Shortfall
A surge in demand for consumer electronics, communications ICs, sensors and other products has created a shortage in 200mm fab capacity that shows no signs of abating. None of these chips need to be...
View ArticleStacked Die Changes
Semiconductor Engineering sat down to discuss advanced packaging with David Pan, associate professor in the department of electrical and computer engineering at the University of Texas; Max Min, senior...
View ArticleClik here to view.
Executive Insight: Jack Harding
Jack Harding, president and CEO of eSilicon, sat down with Semiconductor Engineering to talk about consolidation, business relationships, what it will take to survive in the IoT age, and how to better...
View ArticleDesigning SoC Power Networks
Designing a power network for a complex SoC is becoming critical for the success of the product, but most chips are still using old techniques that are ill-suited to the latest fabrication...
View ArticleHow Small Will Transistors Go?
By Mark LaPedus & Ed Sperling There is nearly universal agreement that Moore’s Law is slowing down. But whether it will truly end, or just become too expensive and less relevant—and what will...
View ArticleDeeper Inside Intel
Mark Bohr, senior fellow and director of process architecture and integration at Intel, and Zane Ball, vice president in the Technology and Manufacturing Group at Intel and co-general manager of Intel...
View ArticleClik here to view.
Faster Time To Yield
Michael Jamiolkowski, president and CEO of Coventor, sat down with Semiconductor Engineering to talk about ways improve yield ramp and optimize designs. What follows are excerpts of that conversation....
View ArticleClik here to view.
Stepping Back From Scaling
Architectures, packaging and software are becoming core areas for semiconductor research and development, setting the stage for a series of shifts that will impact a large swath of the semiconductor...
View ArticlePutting Design Back Into DFT
Test always has been a delicate balance between cost and quality, but there are several changes happening in the industry that might cause a significant alteration in strategy. Part one of this two...
View ArticleNoise Killed My Chip
In the past, noise was considered an annoyance, especially for analog circuitry. But today chips are actually failing because insufficient analysis was performed. Noise types that used to be...
View ArticleStacked Die Changes
Semiconductor Engineering sat down to discuss advanced packaging with David Pan, associate professor in the department of electrical and computer engineering at the University of Texas; Max Min, senior...
View ArticleStacked Die Changes
Semiconductor Engineering sat down to discuss advanced packaging with David Pan, associate professor in the department of electrical and computer engineering at the University of Texas; Max Min, senior...
View ArticleClik here to view.
Packaging Wars Begin
The advanced IC-packaging market is turning into a high-stakes competitive battleground, as vendors ramp up the next wave of 2.5D/3D technologies, high-density fan-out packages and others. At one time,...
View ArticleGaps In The Verification Flow
Semiconductor Engineering sat down to discuss the state of the functional verification flow with Stephen Bailey, director of emerging companies at Mentor Graphics; Anupam Bakshi, CEO of Agnisys; Mike...
View ArticleClik here to view.
Building Chips That Can Learn
The idea that devices can learn optimal behavior rather than relying on more generalized hardware and software is driving a resurgence in artificial intelligence, machine leaning, and cognitive...
View Article